Part Number Hot Search : 
HMS87 CD40175B 3256A TDE8715D IR210 2SK29 1204C 090814
Product Description
Full Text Search
 

To Download 33LV408RPFE-30 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 m e m o r y all data sheets are subject to change without notice (858) 503-3300 - fax: (858) 503-3301 - www.maxwell.com 4 megabit (512k x 8-bit) 33lv408 ?2004 maxwell technologies all rights reserved. cmos sram 04.02.04 rev 2 f eatures : ?r ad -p ak ? technology radiation-hardened against natural space radiation  524,288 x 8 bit organization total dose hardness: - > 100 krad (si), depending upon space mission  excellent single event effect - sel th : > 101 mev/mg/cm 2 - seu th : = 3 mev/mg/cm 2 - seu saturated cross section: 6e-9 cm 2 /bit  package: - 32-pin r ad -p ak ? flat pack  fast access time: - 20, 25, 30 ns maximum times available  single 3.3v + 10% power supply  fully static operation - no clock or refresh required  three state outputs  ttl compatible inputs and outputs  low power: - standby: 60 ma (ttl); 10 ma (cmos) - operation: 150 ma (20 ns); 140 ma (25 ns); 130 ma (30 ns) d escription : maxwell technologies? 33lv408 high-density 4 megabit sram microcircuit features a greater than 100 krad (si) total dose tolerance, depending upon space mission. using max- well?s radiation-hardened r ad -p ak ? packaging technology, the 33lv408 realizes a high density, high performance, and low power consumption. its fully static design eliminates the need for external clocks, while the cmos circuitry reduces power consumption and provides higher reliability. the 33lv408 is equipped with eight common input/output lines, chip select and output enable, allowing for greater system flexibility and eliminating bus contention. the 33lv408 features the same advanced 512k x 8-bit sram, high-speed, and low-power demand as the commercial counterpart. maxwell technologies' patented r ad -p ak ? packaging technol- ogy incorporates radiation shielding in the microcircuit pack- age. it eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. in a geo orbit, r ad -p ak ? provides greater than 100 krad (si) radiation dose tolerance. this product is available with screening up to class s. logic diagram 33lv408
m e m o r y 2 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 t able 1. p inout d escription p in s ymbol d escription 12-5, 27, 26, 23, 25, 4, 28, 3, 31, 2, 30, 1 a0-a18 address inputs 29 we write enable 22 cs chip select 24 oe output enable 13-15, 17-21 i/o 1-i/o 8 data inputs/outputs 32 v cc power 16 v ss ground t able 2. 33lv408 a bsolute m aximum r atings p arameter s ymbol m in m ax u nit voltage on v cc supply relative to v ss v cc -0.5 7.0 v voltage on any pin relative to v ss v in , v out -0.5 v cc +0.5 v power dissipation p d -- 1.0 w storage temperature t s -65 +150 c operating temperature t a -55 +125 c t able 3. d elta l imits p arameter v ariation i cc 10% of stated vaule in table 6 i sb 10% of stated vaule in table 6 i sb1 10% of stated vaule in table 6
m e m o r y 3 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 t able 4. 33lv408 r ecommended o perating c onditions (v cc = 3.3 + 10%, t a = -55 to +125 c, unless otherwise noted ) p arameter s ymbol m in m ax u nit supply voltage v cc 3.0 3.6 v ground v ss 00v input high voltage 1 1. v ih (max) = v cc +2.0v ac (pulse width < 10 ns) for i < 20 ma v ih 2.2 v cc +0.3 v input low voltage 2 2. v il (min) = -2.0v ac(pulse width < 10 ns) for i < 20 ma v il -0.3 0.8 v thermal impedance jc -- 1.21 c/w weight 12 grams t able 5. 33lv408 c apacitance (f = 1.0 mh z , v cc = 3.3 v, t a = 25 c) p arameter s ymbol t est c onditions m ax u nits input capacitance 1 cs1 - cs4 , oe , we i/o0-7, i/o8-15, i/o16-23, i/o24-31 1. guaranteed by design. c in v in = 0 v 7 28 7 pf input / output capacitance 1 c out v i/o = 0 v 8 pf t able 6. 33lv408 dc e lectrical c haracteristics (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol c ondition s ubgroups m in m ax u nit input leakage current i li v in = v ss to v cc 1, 2, 3 -2 2 a output leakage current i lo cs =v ih or oe =v ih or we =v il , v out =v ss to v cc 1, 2, 3 -2 2 a output low voltage v ol i ol = 8ma 1, 2, 3 -- 0.4 v output high voltage v oh i oh = -4ma 1, 2, 3 2.4 -- v operating current -20 -25 -30 i cc min cycle, 100% duty, cs =v il , i out =0ma, v in = v ih or v il 1, 2, 3 -- -- -- 150 140 130 ma standby power supply current i sb cs = v ih , min cycle 1, 2, 3 -- 60 ma
m e m o r y 4 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 standby power supply current - cmos i sb1 cs > v cc - 0.2v; v in > v cc - 0.2v or v in < 0.2v 1, 2, 3 -- 10 ma input capacitance 1 c in v in = 0v, f = 1mhz, t a = 25 c 1, 2, 3 -- 7 pf output capacitance 1 c i/o v i/o = 0v 1, 2, 3 -- 8 pf 1. guaranteed by design. t able 7. 33lv408 ac o perating c onditions and c haracteristics (v cc = 3.3 + 10%, t a = -55 to +125 c, unless otherwise noted ) p arameter m in t yp m ax u nits input pulse level 0.0 -- 3.0 v output timing measurement reference level -- -- 1.5 v input rise/fall time -- -- 3.0 ns input timing measurement reference level -- -- 1.5 v t able 8. 33lv408 ac c haracteristics for r ead c ycle (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol s ubgroups m in t yp m ax u nit read cycle time -20 -25 -30 t rc 9, 10, 11 20 25 30 -- -- -- -- -- -- ns address access time -20 -25 -30 t aa 9, 10, 11 -- -- -- -- -- -- 20 25 30 ns chip select access time -20 -25 -30 t co 9, 10, 11 -- -- -- -- -- -- 20 25 30 ns output enable to output valid -20 -25 -30 t oe 9, 10, 11 -- -- -- -- -- -- 10 12 14 ns chip enable to output in low-z -20 -25 -30 t lz 9, 10, 11 -- -- -- 3 3 3 -- -- -- ns t able 6. 33lv408 dc e lectrical c haracteristics (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol c ondition s ubgroups m in m ax u nit
m e m o r y 5 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 output enable to output in low-z -20 -25 -30 t olz 9, 10, 11 -- -- -- 0 0 0 -- -- -- ns chip deselect to output in high-z -20 -25 -30 t hz 9, 10, 11 -- -- -- 5 6 8 -- -- -- ns output disable to output in high-z -20 -25 -30 t ohz 9, 10, 11 -- -- -- 5 6 8 -- -- -- ns output hold from address change -20 -25 -30 t oh 9, 10, 11 3 5 6 -- -- -- -- -- -- ns chip select to power up time -20 -25 -30 t pu 9, 10, 11 -- -- -- 0 0 0 -- -- -- ns chip select to power down time -20 -25 -30 t pd 9, 10, 11 -- -- -- 10 15 20 -- -- -- ns t able 9. 33lv408 f unctional d escription cs we oe m ode i/o p in s upply c urrent hx 1 1. x = don?t care. x 1 not select high-z i sb , i sb1 l h h output disable high-z i cc l h l read d out i cc llx 1 write d in i cc t able 8. 33lv408 ac c haracteristics for r ead c ycle (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol s ubgroups m in t yp m ax u nit
m e m o r y 6 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 t able 10. 33lv408 ac c haracteristics for w rite c ycle (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol s ubgroups m in t yp m ax u nit write cycle time -20 -25 -30 t wc 9, 10, 11 20 25 30 -- -- -- -- -- -- ns chip select to end of write -20 -25 -30 t cw 9, 10, 11 14 15 17 -- -- -- -- -- -- ns address setup time -20 -25 -30 t as 9, 10, 11 0 0 0 -- -- -- -- -- -- ns address valid to end of write -20 -25 -30 t aw 9, 10, 11 14 15 17 -- -- -- -- -- -- ns write pulse width (oe high) -20 -25 -30 t wp 9, 10, 11 14 15 17 -- -- -- -- -- -- ns write recovery time -20 -25 -30 t wr 9, 10, 11 0 0 0 -- -- -- -- -- -- ns write to output in high-z -20 -25 -30 t whz 9, 10, 11 -- -- -- 5 5 6 -- -- -- ns write pulse width (oe low) -20 -25 -30 t wp1 9, 10, 11 -- -- -- 20 25 30 -- -- -- ns data to write time overlap -20 -25 -30 t dw 9, 10, 11 9 10 11 -- -- -- -- -- -- ns end write to output low-z -20 -25 -30 t ow 9, 10, 11 -- -- -- 6 7 8 -- -- -- ns
m e m o r y 7 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 f igure 1: t iming w aveform of r ead c ycle (1) f igure 2: t iming w aveform of r ead c ycle (2) read cycle notes: 1 .we is high for read cycle. 2 . all read cycle timing is referenced form the last valid address to the first transition address. 3 .t hz and t ohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to v oh or v ol levels. 4 . at any given temperature and voltage condition, t hz(max) is less than t lz(min) both for a given device and from device to device. 5 . transition is measured + 200mv from steady state voltage with load(b). this parameter is sampled and not 100% tested. 6 . device is continuously selected with cs = v il. 7 . address valid prior to coincident with cs transition low. 8 . for common i/o applications, minimization or elimination of bus contention condition is necessary during read and write cycle . data hold from write time -20 -25 -30 t dh 9, 10, 11 0 0 0 -- -- -- -- -- -- ns t able 10. 33lv408 ac c haracteristics for w rite c ycle (v cc = 3.3v + 10%, t a = -55 to +125 c, unless otherwise specified ) p arameter s ymbol s ubgroups m in t yp m ax u nit
m e m o r y 8 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 f igure 3: t iming w aveform of w rite c ycle (1) f igure 4: t iming w aveform of w rite c ycle (2)
m e m o r y 9 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 f igure 5: t iming w aveform of w rite c ycle (3) w rite c ycle n ote : 1 . all write cycle timing is referenced from the last valid address to the first transition address. 2 . a write occurs during the overlap of a low cs and a low we . a write begins at the latest transition among cs going low and we going low: a write ends at the earliest transition among cs going high and we going high. t wp is measured from begin- ning of write to the end of write. 3 .t cw is measured from the later of cs going low to end of write. 4 .t as is measured from the address valid to the beginning of write. 5 .t wr is measured form the end of write to the address change. twr applied in case a write ends as cs , or wr going high. 6 . if oe , cs and we are in the read mode during this period, the i/o pins are in the output low-z state. inputs of opposite phase of the output must not be applied because bus contention can occur. 7 . for common i/o applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8 .ic cs goes low simultaneously with we going low or after we going low, the outputs remain high impedance state. 9 .d out is the read data of the new address. 10 . when cs is low: i/o pins are in the output state. the input signals in the opposite phase leading to the output should not be applied.
m e m o r y 10 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 note: all dimensions in inches 32 p in r ad -p ak ? f lat p ackage s ymbol d imension m in n om m ax a 0.122 0.135 0.155 b 0.015 0.017 0.019 c 0.008 0.010 0.012 d -- 0.930 0.940 e 0.635 0.645 0.655 e1 -- -- 0.690 e2 0.550 0.565 -- e3 -- 0.040 -- e 0.050 bsc l 0.390 0.400 0.410 q 0.088 0.098 .108 s1 -- 0.082 -- n32
m e m o r y 11 all data sheets are subject to change without notice ?2004 maxwell technologies all rights reserved. 4 megabit (512k x 8-bit) cmos sram 33lv408 04.02.04 rev 2 important notice: these data sheets are created using the chip manufacturers published specifications. maxwell technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization. the specifications presented within these data sheets represent the latest and most accurate information available to date. however, these specifications are subject to change without notice and maxwell technologies assumes no responsibility for the use of this information. maxwell technologies? products are not authorized for use as critical components in life support devices or systems without express written approval from maxwell technologies. any claim against maxwell technologies must be made within 90 days from the date of shipment from maxwell tech- nologies. maxwell technologies? liability shall be limited to replacement of defective parts.


▲Up To Search▲   

 
Price & Availability of 33LV408RPFE-30

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X